

MICROCOMPUTER, ELECTRONIC EQUIPMENT AND EMULATION METHOD

BACKGROUND OF THE INVENTION

Field of the Invention

5       The present invention relates to a microcomputer, electronic equipment and emulation method.

Description of the Related Art

10       In recent years, there is an increased demand for microcomputers which can be incorporated into electronic equipment such as domestic game machines, car-navigation systems, printers, portable information terminals, portable telephones and which can realize a high information processing.

15       For such microcomputers, such a mass-produced product chip 700 as shown in Fig. 1A is made while at the same time such an evaluation chip 710 for program or system development as shown in Fig. 1B is formed. This evaluation chip 710 comprises normal external address and external data buses 702, 704 connected to an external memory 706 such as a general-purpose  
20       memory, and dedicated address and data buses 712, 714 to an emulation memory (or a memory for emulating an internal ROM 718) 716. More particularly, during development of a program, it is stored in the emulation memory 716 such as high-speed SRAM, without being stored in the internal ROM 718. After the  
25       developed program has completely been debugged, the finished program will be stored in the internal ROM 718. Because when the not-finished program is stored in the internal ROM 718 and

the program has any change, the master pattern in the internal ROM 718 must be modified to renew it.

Thus, the evaluation chip 710 is provided with the address and data buses 712, 714 dedicated to the emulation memory 716.

5 In this case, the number of pins in the evaluation chip 710 will increase in comparison with the number of terminals (or pins) in the product chip 700. It is thus difficult to acquire a package in which the evaluation chip 710 can be mounted or it is complicated to keep the compatibility of terminals between the  
10 product and evaluation chips 700, 710. A further problem is that the program normally operated in the evaluation chip 710 will not operate in the product chip 700.

#### SUMMARY OF THE INVENTION

15 In view of the technical problems of the prior art, it is an object of the present invention to provide a microcomputer, electronic equipment and emulation method which can realize the optimum circumstance of evaluation while saving the number of terminals.

20 To this end, one aspect of the present invention provides a microcomputer for performing information processing, comprising: a processor for executing instructions; an external bus being connectable to an emulation memory and at least one external memory other than the emulation memory; and bus control  
25 means for connecting a bus of the processor to the external bus so that an access of the processor to an internal memory will be switched to an access to the emulation memory through the

external bus when the microcomputer is in an emulation mode.

5 The external bus (or external bus terminal) is provided to be connectable to the external memory and the emulation memory. Thus, the external bus can be shared between the external memory and emulation memory. When the emulation mode is ON, the access of the processor to the internal memory is switched to the access to the emulation memory through the external bus. Therefore, the processor operates based on the information stored in the internal memory when the emulation  
10 mode is OFF, while the processor operates based on the information stored in the emulation memory when the emulation mode is ON. Consequently, it is possible to perform an evaluation such as program development by the use of the emulation memory. In addition, the emulation memory is accessed  
15 through the external bus for the other external memory without providing any bus dedicated to the emulation memory. Although particularly not restricted, the same configuration can be used between the terminals of the evaluation and product microcomputers. This can realize the optimum circumstance of evaluation while saving the number of terminals in the  
20 microcomputer.

The external bus is sufficient to connect with the external memory and the emulation memory. Thus, in the finished product, for example, it is not necessary to connect the  
25 emulation memory with the external bus.

The access of the processor to the internal memory is sufficient to the access to any area of memory space to which



signal for controlling the external memory connected to the external bus and a second control signal for controlling the emulation memory connected to the external bus, the second control signal being different from the first control signal.

5 Thus, the emulation memory can be controlled by the second control signal which is different from the first control signal for controlling the external memory. Consequently, the emulation memory can properly be accessed even through the external bus to which the external memory is connected.

10 In the microcomputer of the present invention, the second control signal may include a second memory read signal which becomes active at a timing earlier than that of a first memory read signal included in the first control signal. Thus, the microcomputer can easily deal with such a constraint that the  
15 processor must fetch and decode an instruction stored in the emulation memory within one clock cycle, for example.

The microcomputer of the present invention may further comprise a mode selection terminal for selecting a first mode and a second mode, the emulation memory being first accessed  
20 by the processor after reset in the first mode, and the internal memory being first accessed by the processor after reset in the second mode. Thus, the first mode can be selected when the microcomputer is on evaluation while the second mode can be selected when the microcomputer is on production (or on actual  
25 operation). This can improve the efficiency on evaluation such as program development or the like.

In the microcomputer of the present invention, the mode

selection terminal may be capable of selecting a third mode in which the external memory is first accessed by the processor after reset. Thus, the microcomputer can be booted from the external memory to meet the requirements of broadly ranging users.

In the microcomputer of the present invention, the mode selection terminal may be capable of selecting a fourth mode in which information is transmitted from the external memory to the emulation memory after reset and thereafter the emulation memory is first accessed by the processor. This can avoid such a complicated operation that information must be downloaded to the emulation memory each time when information has disappeared from the emulation memory. This can improve the efficiency in the evaluation.

Another aspect of the present invention provides electronic equipment comprising any of the aforementioned microcomputers, an input source of information to be processed by the microcomputer, and an output device for outputting the information processed by the microcomputer. Thus, the product microcomputer incorporated into the electronic equipment can have the same configuration (same design or same chip) as in the evaluation. This can reduce the cost and improve the reliability in the electronic equipment. The evaluation executed through the microcomputer incorporated into the electronic equipment can be improved in efficiency.

Further aspect of the present invention provides an emulation method for a microcomputer comprising a processor for

executing instructions, and an external bus being connectable to an emulation memory and at least one external memory other than the emulation memory, the external bus is shared between the emulation memory and the external memory and the emulation memory is accessed through the external bus when the microcomputer is on evaluation, thereby causing the processor to operate according to information read out from the emulation memory, and the processor is operated according to information read out from the internal memory when the microcomputer is on production.

In this aspect, when the microcomputer is on evaluation, the emulation memory is accessed through the external bus to which the external memory is connected. Thus, the evaluating operation such as program development or the like can be performed by using the emulation memory. Therefore, the emulation memory can be accessed through the external bus for other external memory without any bus dedicated to the emulation memory. Although particularly not limited, the terminals of the evaluation and product microcomputers can have the same configuration. This can realize the optimum circumstance of evaluation while saving the number of microcomputer terminals.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1A and 1B illustrate a conventional technique in which separate chips are used for production and evaluation;

Fig. 2 is a block diagram showing a structure of a microcomputer according to one embodiment of the present

invention;

Fig. 3 is a block diagram of the further detailed structure of the microcomputer of the present embodiment;

Fig. 4 is a block of signal waveform for illustrating the operation of the microcomputer according to the present embodiment;

Fig. 5 is a view illustrating various modes which can be set by the mode selection terminal MT;

Fig. 6 is a view illustrating OPT mode;

Figs. 7A, 7B and 7C are internal block diagrams of various forms of electronic equipment; and

Figs. 8A, 8B and 8C show the appearances of various forms of electronic equipment.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The preferred embodiment of the present invention will now be described with reference to the accompanying drawings.

##### 1. Microcomputer

Fig. 2 is a block diagram showing a microcomputer according to one embodiment of the present invention.

The microcomputer 10 shown in Fig. 2 comprises a CPU (which is a processor, in a broad sense) 12, a bus control unit (BCU) 14, an internal ROM (which is an internal memory, in a broad sense) 16, an emulation indicating unit 18 and a memory control unit 20. The microcomputer 10 also comprises an external bus (or external bus terminal) 28 which is connectable to an



external memory 30 such as a general-purpose memory (e.g., flash memory or DRA) and an emulation memory 32 which is formed by a high-speed SRAM or the like. The external bus 28 may be connected to any other external device such as a gate array or the like.

The CPU 12 executes instructions, with the CPU bus 22 thereof being connected to the bus control unit 14. In addition, a status signal ST from the CPU 12 is outputted toward the bus control unit 14. The internal ROM 16 is to store information of program and data and includes an internal ROM bus 26 which is connected to the bus control unit 14. The internal ROM 16 may not be included in the microcomputer 10 at the time of the evaluation or the like.

The emulation indicating unit 18 makes an emulation indicating signal EM active to instruct the bus control unit 14 for emulation when the emulation mode is ON. In such a case, the emulation mode may be switched from ON to OFF or vice versa by controlling a mode selection terminal provided in the microcomputer 10 or by controlling information stored in a mode selection register provided in the microcomputer 10.

The memory control unit 20 outputs various types of control signals CNT1, CNT2 and CNT3 (such as chip enable signal, memory read signal) for controlling the external memory 30, emulation memory 32 and internal ROM 16. This embodiment is particularly characterized in that the control signals CNT1 and CNT2 different from each other are respectively outputted toward the external memory 30 and emulation memory 32 which are

connected to the same external bus 28.

The bus control unit 14 controls the CPU bus 22, internal ROM 26, external bus 28 and so on. The bus control unit 14 performs controls such as connecting the internal ROM bus 26 of the internal ROM 16 to the CPU bus 22, and connecting the external bus 28 connected to the external memory 30 and emulation memory 32 to the CPU bus 22, based on the address or status signal ST from the CPU 12.

When it is indicated by the signal EM from the emulation indicating unit 18 that the emulation mode (which is a mode for causing the emulation memory 32 to emulate the internal ROM 16) is ON, the bus control unit 14 switches the access to the internal ROM 16 of the CPU 12 to the access to the emulation memory 32 through the external bus 28. In other words, the CPU bus 22 is connected to the external bus 28 rather than the internal ROM bus 26 to switch the access of the CPU 12 to the internal ROM 16 through the CPU bus 22 and internal ROM bus 26 into the access to the emulation memory 32 through the CPU bus 22 and external bus 28.

Thus, the CPU 12 will operate according to a program stored in the emulation memory 32, rather than a program (or data) stored in the internal ROM 16. As a result, the user can download a program being developed into the emulation memory 32 for advancing the development of program. After completion of the program development, the finished program is stored in the internal ROM 16 to provide the final product chip.

In this embodiment, the external bus 28 is shared between

the external memory 30 and emulation memory 32. Therefore, such address and data buses 712, 714 dedicated to the emulation memory 716 as shown in Fig. 1B may be omitted. This provides the same number of terminals (or pins) between the product and evaluation chips. Since the product chip is used as an evaluation chip, the manufacturing cost can be reduced.

According to this embodiment, it is not necessary to provide labor and time required to prepare a separate package for the evaluation chip, to take an alignment between the product and evaluation chips and so on.

Since the product chip can be used as an evaluation chip, according to this embodiment, there is no problem that a program normally operated in the evaluation chip will not be capable of normally operating in the product chip. More particularly, when the number of terminals (or pins) is different between the evaluation and product chips, the layout of pads (including input pads, output pads and input/output pads) connected to the terminals and the wiring of signal lines to the pads will also be different between the evaluation and product chips. In such a case, the delay times of the signals passing through these signal lines will also be different from one another. As a result, for example, there will be raised a problem in that the product chip can operate with a higher clock frequency while the evaluation chip cannot operate with such a clock frequency. Thus, the evaluation chip must be caused to be operated with a lower clock frequency. The development of program will be forced to be performed in an undesirable circumstance different

from that in the actual operation and at a signal timing different from that of the actual operation.

On the contrary, this embodiment can be used to perform the development of program in the same circumstance and signal timing as in the actual operation, since the product chip can be used as an evaluation chip as it is. As a result, the reliability in the product chip can be improved while reducing the time required by the development of program and the manufacturing cost.

When the access to the internal ROM 16 of the CPU12 is switched to the access to the emulation memory 32, it is sufficient that the access is performed to the area of memory space allocated to the internal ROM 16. For example, it is assumed that the internal ROM 16 is included in the microcomputer 10 during the evaluating operation or the like. Since in such a case, the internal ROM 16 does not physically exist, the CPU 12 can only access to the area of memory space allocated to the internal ROM 16.

When the external bus is shared between the external memory 30 and emulation memory 32, as shown in Fig. 2, the following problem will be raised.

The fetching and decoding of an instruction (or program) stored in the internal ROM 16 must be completed within one clock cycle. On emulation mode, therefore, the instruction of the emulation memory 32 is required to be fetched and decoded within one clock cycle.

However, the external bus 28 is not dedicated to the

emulation memory 32, unlike the structure of Fig. 1B. When the emulation memory 32 is to be controlled in the exact same manner as in the other external device 30, the instruction will not be able to be fetched and decoded within one clock cycle. Particularly, as the clock frequency increases, such a problem is increasingly serious. It is probably impossible to develop a program using the emulation memory 32 with such a clock frequency as in the actual operation.

To this end, this embodiment provides the control signal CNT 2 different from the other control signal CNT1 for controlling the external memory 30. This control signal CNT2 is used to control such as the reading-out from the emulation memory 32. More particularly, the control signal CNT2 is controlled such that the memory read signal included therein becomes active at a timing earlier than that of the memory read signal included in the control signal CNT1. Thus, even though the external bus 28 is shared between the external and emulation memories 30, 32, the instruction can completely be fetched and decoded within one clock cycle. As a result, the development of program using the emulation memory 32 can more easily be performed with the same clock frequency as in the actual operation.

Fig. 3 is a block diagram of the details of the microcomputer according to this embodiment.

25 In this arrangement, the CPU 12 applies Harvard architecture bus. The CPU 12 comprises instruction address bus 50 and data address bus 52 which are connected to a multiplexer

40. The multiplexer 40 selects either one of the addresses from the instruction address bus 50 and data address bus 52, according to an instruction/data switching signal DIS (which is one of the status signals) from the CPU 12, and outputs the  
5 selected address toward an external address bus 54.

In the arrangement of Fig. 3, the instruction address bus 50 and data address bus 52 from the CPU 12 are connected to both of an external address bus 54 and internal ROM address bus 55, without dependent on the ON/OFF state of the emulation mode.

10 The CPU 12 further comprises a data output bus 58 connected to an external data bus 56 through an input/output pad cell 48, and a data input bus 60 connected to the external data bus 56 through an instruction/data switching unit 42, data bus 62 and input/output pad cell 48.

15 The CPU 12 further comprises an instruction fetching bus 64 which is connected to the internal ROM 16 and also to the external data bus 56 through the instruction/data switching unit 42, data bus 62 and input/output pad cell 48.

The memory control unit 20 outputs a first chip enable  
20 signal CE1 and a first memory read signal RD1 toward the external memory 30. The memory control unit 20 also outputs a second chip enable signal CE2 and a second memory read signal RD2 different from the first signals CE1 and RD1 toward the emulation memory 32, respectively. The memory control unit 20 further outputs  
25 a third chip enable signal CE3 and a third memory read signal RD3 toward the internal ROM 16. Thus, the memory control unit 30 will use these signals CE1, RD1, CE2, RD2, CE3 and RD3 to

control the reading and other operations from the external memory 30, emulation memory 32 and internal ROM 16.

Mode selection terminal MT, mode selection register 44 and OR circuit 46 correspond to the emulation indicating unit 18 shown in Fig. 2. When the terminal MT becomes H-level or the mode selection register 44 stores H-level, the emulation indicating signal EM becomes H-level. Thus, the bus switching control will be performed for the emulation mode.

The CPU 12 can access to the mode selection register 44 through a not-shown bus. In other words, the information of the mode selection register 44 can be re-written in a software manner. For example, a user who develops a program using the microcomputer 10 mounted on a system board (or circuit board) may not want to switch a signal to be provided to the terminal MT from H-level to L-level (or to turn off the emulation mode) after completion of the program development. When the level of signal in the terminal MT is changed, the operational circumstance is also changed, resulting in the system which operated before change of the signal level may not operate properly. Furthermore, the change of signal level at the terminal MT may lead to increase of the manufacturing cost. Therefore, a need by such a user can be satisfied by providing the mode selection register 44 which can be accessed by the CPU 12. Using the mode selection register 44, the emulation mode can be ON/OFF controlled by a program in a software manner, without change of the signal level at the terminal MT.

On the other hand, there may be a user who never wants

to re-write a program after completion of the program development. When the mode selection register 44 is used, it is required to re-write the program after completion of the program development so that the emulation mode will be turned  
5 off. However, such a re-writing of program may create any new bug. With such a user who never wants the creation of such a bug and re-writing of program after completion of the program, its need can be satisfied by providing the terminal MT. Using the terminal MT, the emulation mode can be ON/OFF controlled  
10 in a software manner merely by changing the level of signal at the terminal MT, without re-writing of the program.

The instruction fetching operation of the microcomputer shown in Fig. 3 will briefly be described below.

In the case of instruction fetch, the instruction/data  
15 switching signal DIS indicates an instruction and the multiplexer 40 selects the instruction address bus 50. Thus, an instruction address is outputted toward the external address bus 54 and internal ROM address bus 55. Namely, the instruction address will be inputted into the emulation memory 32 and  
20 internal ROM 16.

At this time, on condition that L-level is stored in the mode selection register 44 and the terminal MT is also set L-level, the emulation mode becomes OFF and the signal RM becomes L-level. Due to the instruction fetch, the signal READ  
25 (which is one of the status signals) from the CPU 12 becomes active. Thus, the memory control unit 20 decodes the address from the address bus 55. When this address is for the internal



ROM area, the third chip enable signal CE3 and third memory read signal RD3 toward the internal ROM 16 become active. As a result, the instruction from the internal ROM 16 will be read into the CPU 12 through the instruction fetching bus 64. In other words, the CPU 12 will fetch and execute the instruction stored in the internal ROM 16.

On the other hand, when H-level is stored in the mode selection register 44 or the terminal MT is set H-level, the emulation mode is turned ON and the signal EM becomes H-level. Thus, the second chip enable signal CE2 and second memory read signal RD2 become active, rather than CE3 and RD3. Due to the instruction fetch, the signal DIS indicates the instruction and the signal READ becomes active. At this time, the instruction/data switching unit 42 selects the instruction fetching bus 64, rather than the data input bus 60. Thus, the instruction from the emulation memory 32 will be read into the CPU 12 through the external data bus 56, input/output pad cell 48, data bus 62, instruction/data switching unit 42 and instruction fetching bus 64. In other words, the CPU 12 will fetch and execute the instruction stored in the emulation memory 32 but not the internal ROM 16.

While the instruction is being read out from the emulation memory 32, the output of a tristate buffer 17 included in the internal ROM 16 becomes tristate. Therefore, any collision of data can be prevented in the instruction fetching bus 64.

As described above, in the form of Fig. 3, the instruction from the internal ROM is fetched and executed by the CPU 12

through the instruction fetching bus 64 as in the normal manner when the emulation mode is OFF (or the signal EM being at L-level) in the instruction fetch of the CPU 12. On the other hand, when the emulation mode is ON (or the signal EM being at H-level) 5 in the instruction fetch of the CPU 12, the instruction from the emulation memory 32 but not the internal ROM 16 will be fetched and executed by the CPU 12 through the external data bus 56.

Before completion of the program development, the user 10 uses the terminal MT or mode selection register 44 to turn the emulation mode ON and develops program while occasionally downloading the unfinished program into the emulation memory 32. After completion of the program development, the user stores the finished program in the internal ROM 16 (or prepares a mask 15 pattern). The user then uses the terminal MT or mode selection register 44 to turn the emulation mode OFF. There will thus be provided a product chip in which the CPU 12 can operate based on the instruction from the internal ROM 16.

According to this embodiment, the external address and 20 external data buses 54, 56 are shared between the external and emulation memories 30, 32, without provision of any address and data buses dedicated to the emulation memory 32. Therefore, an evaluation chip in which the CPU 12 can be operated by the instruction (or program) from the emulation memory which is not 25 different in number of chips, pad layout and signal wiring from a product chip in which its CPU 12 can be operated by the instruction from the internal ROM 16. In other word, the

evaluation chip can be same as the product chip. Therefore, the product chip itself can be used to develop the program. This effectively eliminates a problem such that the product chip does not normally operate in such a manner as in the evaluation chip, due to different operational circumstance and signal timing between the evaluation and production (or actual) operations.

Taking a technique in which the external address and external data buses 54, 56 are shared between the external and emulation memories 30, 32, there can be provided such an advantage that the product and evaluation chips are of the same structure. However, such a technique raises another problem in that the speed of instruction reading-out from the emulation memory 32 is too late.

More particularly, the external address and external data buses 54, 56 are not dedicated to the emulation memory 32 (see 712 and 714 in Fig. 1B) and originally designed for the external memory 30. The reading-out of information from the external memory 30 usually has sufficient time. On the contrary, the CPU 12 must fetch and decode the instruction within one clock cycle. Therefore, the reading-out of instruction from the emulation memory 32 does not have sufficient time.

According to this embodiment, therefore, the chip enable signal CE2 and memory read signal RD2 different from the signal CE1 and RD1 for the external memory 30 are outputted toward the memory control unit 20. Thus, the instruction from the emulation memory 32 can be fetched and decoded within one clock cycle while the external address and external data buses 54, 56 are shared

between the external and emulation memories 30, 32. Such a procedure will now be described in more detail with reference to Fig. 4 which shows a block diagram of signal waveform.

Referring to Fig. 4, the CPU 12 executes the following instructions:

Instruction (1)	ld	% r2,	00 x 00
Instruction (2)	ld	% r1,	[% r9]
Instruction (3)	add	% r4,	r1
Instruction (4)	sub	% r5,	% r1

The instruction (1) is one for loading data 0 x 00 into a general-purpose register r2 in the CPU 12. The instruction (2) is one for loading data from the address of the external memory 30 which is an address stored in the general-purpose register r9 into a general-purpose register r1. In other words, the instruction (2) is one for loading the data from the external memory 30 into the general-purpose register r1. The instruction (3) is one for adding the data of a general-purpose register r4 to that of the general-purpose register r1. The instruction (4) is one for subtracting the data of the general-purpose register r1 from the data of a general-purpose register r5.

These instructions (1), (2), (3) and (4) are executed by a pipeline process as shown by B1 in Fig. 4. At B1, F designates instruction fetching; D instruction decoding; R register reading; A address computing; E instruction executing; and W writing to a register.

BCLK shown by B2 in Fig. 4 represents a bus clock for determining the bus cycle and is also an operational clock for

the CPU 12 her in.

As shown by B3 in Fig. 4, an instruction is first read out from the emulation memory 32. Data is then read out from the external memory 30. An instruction is subsequently read out  
5 from the emulation memory 32.

In other words, as shown by B4, B5 and B6 in Fig. 4, addresses for reading out the instructions (1), (2) and (3) from the emulation memory 32 are outputted from the CPU 12 toward the external address bus 54 through the instruction address bus  
10 50 and multiplexer 40. As shown by B7, B8 and B9, thus, an instruction corresponding to each of the addresses (or instruction data) is read out from the emulation memory 32 and then outputted to the external data bus 56. And then, these instructions are fetched and decoded by the CPU 12 from the  
15 external data bus 56 through the input/output pad cell 48, data bus 62, instruction/data switching unit 42 and instruction fetching bus 64.

At B10 in Fig. 4, a read-out address to the external memory 30 is outputted from the CPU 12 to the external address bus 54  
20 through the data address bus 52 and multiplexer 40. This address is an address [% r9] specified by the instruction (2). As shown at B11, thus, the data is outputted from the external memory 30 toward the external data bus 56 and read out by the CPU 12 through the input/output pad cell 48 the data bus 62,  
25 instruction/data switching unit 42 and data input bus 60.

At B12 in Fig. 4, an address used to read out the instruction (4) from the emulation memory 32 is outputted toward

th external address bus 54. As shown at B13, an instruction corresponding to this address is outputted from the emulation memory 32 toward the external data bus 56.

When data is read out from the external memory 30, the first chip enable signal CE1 and first memory read signal RD1 are made active (or made L-level), as shown at B14 and B15 in Fig. 4. On the other hand, when an instruction is read out from the emulation memory 32, the second chip enable signal CE2 and second memory read signal RD2 are made active, as shown at B16 to B21.

At this time, as shown at B15, the signal RD1 becomes active in synchronization with the falling edge (trailing edge) of BCLK. On the other hand, as shown at B18 to B21, the signal RD2 becomes active in synchronization with the rising edge (leading edge) of BCLK. More particularly, the signal RD2 becomes active after a given delay time (which is a delay time in the delay element) from the rising edge of BCLK. In other words, the signal RD2 becomes active at a timing earlier than that of the signal RD1.

Consequently, the CPU 12 can fetch (F) and decode (D) an instruction within one clock cycle.

When an instruction is to read out from the emulation memory 32 using the signal RD1 that will be used for the other external memory 30, a problem will be raised in that the CPU 12 cannot fetch and decode the instruction within one clock cycle, since the signal RD1 is made active in synchronization with the trailing edge of BCLK. Particularly, the possibility

of creating such a problem is further increased as the clock frequency of BCLK increases.

In such a case, the above-mentioned problem can be overcome, for example, by decreasing the clock frequency of BCLK during the evaluation, that is, when the instruction is read out from the emulation memory 32. However, this will raise another problem in that the clock frequency in the actual operation is different from that in the program development, thus resulting in the fact that the program properly operated on the program development does not properly operate in the actual operation. This will cancel the advantage of this embodiment that the same chip can be used on production and on evaluation.

To overcome such a problem, this embodiment of Fig. 4 provides the signals RD1 and RD2 different from each other. Since the signal RD2 is made active at an earlier time than the signal RD1 as shown at B18 to B21, the instruction from the emulation memory 32 can properly be fetched and decoded within one clock cycle. Therefore, the development of program will be able to be performed with the same clock frequency as in the actual operation. Even when the finished program is stored in the internal ROM 16 after completion of the program development, the program will be able to operate without any problem. Therefore, the advantage of this embodiment that the product and evaluation chips can have the same configuration through the common external address and external data buses 54, 56 can be accomplished.

Since at B22 in Fig. 4, a wait is inserted into the read-out of data from the external memory 30, the pipeline processing in the CPU 12 is in its stalled state. The external address and external data buses 54, 56 may be connected to any of various external memories 30 which are different in reading or writing speed. Thus, the wait can be inserted into the period during which the signals CE1 and RD1 are active. Therefore, the external address and external data buses 54, 56 can deal with various external memories 30 which are different in reading or writing speed.

Relating to the emulation memory 32 to which the signals CE2 and RD2 are outputted, an instruction must be read out within the aforementioned one clock cycle. Unlike the signals CE1 and RD1, the wait will not be inserted into the period during which the signals CE2 and RD2 are active.

Although Fig. 3 shows the selection of ON/OFF of the emulation mode through the one-bit mode selection terminal MT, the terminal MT may be modified to be of plural-bit for selecting any other mode.

For example, Fig. 5 shows a two-bit terminal MT. When the terminal MT is set "00", there will be selected a mode of performing the boot from the emulation memory 32. More particularly, in this selected mode, the emulation memory 32 is first accessed by the CPU 12 after reset (or the emulation mode being ON). When the terminal MT is set "01", the mode of performing the boot from the emulation memory 32 is selected after information has been transferred from the external memory



30 to the emulation memory 32. When the terminal MT is set "10",  
a mode of performing the boot from the internal ROM 16 is  
selected. Namely, in this mode, the internal ROM 16 is first  
accessed by the CPU 12 after reset. When the terminal MT is set  
5 "11", a mode of performing the boot from the external memory  
30 is selected. Namely, in this mode, the external memory 30  
is first accessed by the CPU 12 after reset.

By selecting any of various modes through the terminal  
MT in such a manner, the program can more effectively be  
10 developed.

For example, the terminal MT is set "00" during the  
development of program. The boot is always performed from the  
emulation memory 32 after reset. Therefore, the CPU 12 will be  
operated according to the program (or instruction) stored in  
15 the emulation memory 32. The development of the program can be  
implemented while occasionally downloading the program into the  
emulation memory 32.

The terminal MT is set "10" after the finished program  
has been stored in the internal ROM 16 after completion of the  
program development. Thus, the boot will always be performed  
20 from the internal ROM 16 after reset. This enables the  
microcomputer 10 to be used as a product chip. In other words,  
the evaluation chip will be able to be used as a product chip  
merely by changing the setting in the terminal MT from "00" to  
25 "10".

When the user wants to boot from the external memory 30  
after reset, the terminal MT may only be set "11". There may



program will not be re-downloaded into the emulation memory 32 even after the power has been shut off. This improves the efficiency in the development of program.

By providing the plural-bit terminal MT for selecting any  
5 of various different modes, the microcomputer can satisfy the requirements of various different users while increasing the efficiency and flexibility in the development of program.

## 2. Electronic Equipment

10 Some forms of electronic equipment including the microcomputer according to this embodiment will now be described.

For example, Fig. 7A shows an internal block diagram of a car navigation system which is one form of electronic  
15 equipment while Fig. 8A shows its appearance. The car navigation system is controlled through a remote controller 510 and comprises a position sensing section 520 for sensing the position of a motorcar according to information from GPS or gyroscope. Map and other information have been stored in a CDROM  
20 (or information storage medium) 530. A memory 540 is used to provide a working area for processing images and sounds. A generated image is displayed to a driver through an image output section 550. A generated car-navigation guide voice is outputted toward the driver through a sound output section 510.  
25 A microcomputer 500 receives and processes information from various information source such as the remote controller 510, position sensing section 520, CDROM 530 and the like, the

processed information being outputted through the image and sound output sections 550, 530 and other devices.

Fig. 7B shows an internal block diagram of a game machine which is one form of electronic equipment while Fig. 8B shows its appearance. This game machine generates game images and sounds according to the player's control information from a game controller 560, the game program from a CDROM 570, the player's information from an IC card 580 and other information. The generated images and sounds are then outputted through image and sound output sections 610, 600.

Fig. 7C shows an internal block diagram of a printer which is one form of electronic equipment while Fig. 8C shows its appearance. The printer generates a printing image according to the control information from a control panel 620 and character information from code memory 630 and font memory 640 while using a bitmap memory 650 as a working area. The generated image is then outputted through a print output section 660. The printer informs the user of the printer's state and mode through a display panel 670.

According to this embodiment, the same microcomputer chip to be incorporated into the electronic equipment (or system board) can be used for both the evaluation and production (or actual) operations. The same sockets for a chip of the microcomputer and wirings to the microcomputer can be used in both the evaluation and production of the microcomputer. This can reduce the manufacturing cost in the electronic equipment. This embodiment can further overcome such a problem that the

chip properly operated during the evaluation of the microcomputer will not properly operate during the production or actual operation. The development of program performed in such a state that the microcomputer has been incorporated into the electronic equipment can be improved in efficiency, resulting in reduction of the program development time and manufacturing cost of electronic equipment.

The electronic equipment to which the microcomputer of the present invention can be applied may include portable telephones (or cellular phones), PHS's, pagers, portable information terminals, digital cameras, hard-disc devices, optical memory disk (CD, DVD) devices, magneto-optical disk (MO) devices, audio instruments, electronic notepads, electronic desk-top calculators, a POS terminal, a device provided with a touch panel, a projector, a dedicated wordprocessor, personal computers, television sets, viewfinder or video tape recorders of monitor type and others.

The present invention is not limited to the illustrated embodiments, but may be carried out in any of various modification can be conceived within the scope of the invention.

For example, the technique of connecting the processor (CPU) bus to the external bus when the emulation mode is ON is not limited to the form described in connection with Fig. 3, but may be carried out in any of various other techniques.

Although it is particularly preferred that the emulation mode is set ON or OFF through the mode selection register or mode selection terminal, any other technique may be used in the

present invention.

Although it is particularly preferred that the first control signal for controlling the external memory and the second control signal for controlling the emulation memory are  
5 as shown in Figs. 3 and 4, the present invention will not be limited to such signals.

The structure of the electronic equipment is not limited to those described in connection with Figs. 7A to 8C, but may be carried out in any of various other forms.

001220 41522560